CY28517
PCI Express Clock Generator

## Features

■ Four 100 MHz differential clocks
■ 48 MHz clock
■ Two 25 MHz clocks
■ 27 MHz Reference Clock
■ OE control per clock output
■ Selectable drive strength per output

■ Selectable, Triangle, and Lexmark profiles
■ SMbus support with readback capabilities
■ 3.3V power supply
■ Packages are Pb free and ROHS compliant

- 28-pin TSSOP packages

| 100 M | 25 M | 27 M | 48 M |
| :---: | :---: | :---: | :---: |
| $\times 4$ | $\times 2$ | $\times 1$ | $\times 1$ |

## Logic Block Diagram



## Pinouts

Figure 1. Pin Diagram - 28 Pin TSSOP


Table 1. Pin Definitions-28 Pin TSSOP

| Pin No. | Name | Type | Description |
| :--- | :--- | :--- | :--- |
| 1 | VDDX | PWR | 3.3V Power Supply for XTAL and REF |
| 2 | X1/ICLK | I | 27 MHz Crystal Input/ Clock Input |
| 3 | X2 | O, SE | 27 MHz Crystal Output |
| 4 | VSSX | PWR | Ground for XTAL and REF |
| 5 | VDD25 | PWR | 3.3V Power Supply for 25 MHz Outputs |
| 6,7 | OE_100_25 | I, PD | Input for Enabling/Disabling 25 MHz [A:B] and 100 MHz [A:D] Clock. It is a <br> high true signal and has an internal pull down resistor with value >100 KOhms. |
| 8 | VSS25 | PWR | Ground for 25 MHz Outputs |
| 9 | VSS100 | O, DIF | Differential 100 MHz Clocks <br> Intel Type-X buffer. |
| $10,11,13,14$, | $100 M T / C[A: D]$ | PWR | Ground for 100 MHz Outputs |
| $15,16,18,19$ | PSET | PWR | 3.3V Power Supply for 100 MHz Outputs |
| 17,22 | VDD48 | A Precision resistor is attached to this pin, which is connected to the internal <br> current reference |  |
| 20 | $48 M$ | PWR | 3.3V Power Supply for 48 MHz Outputs |
| 23 | VSS25 | O, SE | 48 MHz Clock |
| 24 | SDATA | PWR | Ground for 48 MHz Outputs |
| 25 | SCLK | IO | SMBus Compatible SDATA |
| 26 | $27 M$ | O, SE | Reference Clock. 3.3V 27 MHz clock output |
| 27 |  |  |  |
| 28 |  |  |  |

## Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled. The registers associated with the Serial Data Interface initialize to their default setting upon power up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. This is a RAM based technology which does not keep its value when power is off or during a power transition.

## Data Protocol

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write or read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code, as described in Table 2.
The block write and block read protocol is outlined in Table 3 while Table 4 on page 4 outlines the corresponding byte write and byte read protocol. The slave receiver address is 11010010 (D2h) for write and 11010011(D3h) for read.

Table 2. Command Code Definition

| Bit | Description |
| :---: | :--- |
| 7 | $0=$ Block read or block write operation, 1 = Byte read or byte write operation |
| $(6: 0)$ | Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be <br> '0000000' |

Table 3. Block Read and Block Write Protocol

| Block Write Protocol |  | Block Read Protocol |  |
| :---: | :---: | :---: | :---: |
| Bit | Description | Bit | Description |
| 1 | Start | 1 | Start |
| 2:8 | Slave address - 7 bits | 2:8 | Slave address - 7 bits |
| 9 | Write | 9 | Write |
| 10 | Acknowledge from slave | 10 | Acknowledge from slave |
| 11:18 | Command Code - 8-bit ‘00000000’ stands for block operation | 11:18 | Command Code-8-bit ‘00000000’ stands for block operation |
| 19 | Acknowledge from slave | 19 | Acknowledge from slave |
| 20:27 | Byte Count - 8 bits | 20 | Repeat start |
| 28 | Acknowledge from slave | 21:27 | Slave address - 7 bits |
| 29:36 | Data byte 0-8 bits | 28 | Read |
| 37 | Acknowledge from slave | 29 | Acknowledge from slave |
| 38:45 | Data byte 1-8 bits | 30:37 | Byte count from slave - 8 bits |
| 46 | Acknowledge from slave | 38 | Acknowledge |
|  | Data Byte N/Slave Acknowledge... | 39:46 | Data byte from slave - 8 bits |
|  | Data Byte N - 8 bits | 47 | Acknowledge |
|  | Acknowledge from slave | 48:55 | Data byte from slave - 8 bits |
|  | Stop | 56 | Acknowledge |
|  |  |  | Data bytes from slave/Acknowledge |
|  |  |  | Data byte N from slave - 8 bits |
|  |  |  | Not Acknowledge |
|  |  |  | Stop |

Table 4. Byte Read and Byte Write Protocol

| Byte Write Protocol |  | Byte Read Protocol |  |
| :--- | :--- | :--- | :--- |
| Bit | Description | Bit | Description |
| 1 | Start | 1 | Start |
| $2: 8$ | Slave address - 7 bits | $2: 8$ | Slave address - 7 bits |
| 9 | Write $=0$ | 9 | Write $=0$ |
| 10 | Acknowledge from slave | 10 | Acknowledge from slave |
| $11: 18$ | Command Code -8 bits '1xxxxxxx' stands for byte <br> operation, bits[6:0] of bits[6:0] the command code <br> represents the offset of the byte to be accessed | $11: 18$ | Command Code -8 bits '1xxxxxxx' stands for byte <br> operation, of the command code represents the <br> offset of the byte to be accessed |
| 19 | Acknowledge from slave | 19 | Acknowledge from slave |
| $20: 27$ | Data byte from master -8 bits | 20 | Repeat start |
| 28 | Acknowledge from slave | $21: 27$ | Slave address -7 bits |
| 29 | Stop | 28 | Read = 1 |
|  |  | 29 | Acknowledge from slave |
|  |  | $30: 37$ | Data byte from slave -8 bits |
|  |  | 38 | Not Acknowledge |

## Control Registers

## Byte 0:Control Register 0

| Bit | @Pup | Name | Description |
| :---: | :---: | :---: | :---: |
| 7 | 1 | 27M | 27M Output Enable <br> 0 = Disable (Hi-Z), 1 = Enable |
| 6 | 1 | 48M | 48M Output Enable <br> 0 = Disable (Hi-Z), 1 = Enable |
| 5 | 1 | 25M_B | 25M B Output Enable <br> 0 = $\overline{\text { Dis isable ( }} \mathrm{Hi}-\mathrm{Z}$ ), 1 = Enable |
| 4 | 1 | 25M_A | 25M_A Output Enable 0 = Disable (Hi-Z), 1 = Enable |
| 3 | 1 | 100M[T/C]D | 100M[T/C]D Output Enable 0 = Disable (Hi-Z), 1 = Enable |
| 2 | 1 | 100M[T/C]C | 100M[T/C]C Output Enable 0 = Disable (Hi-Z), 1 = Enable |
| 1 | 1 | 100M[T/C]B | 100M[T/C]B Output Enable 0 = Disable (Hi-Z), 1 = Enable |
| 0 | 1 | 100M[T/C]A | 100M[T/C]A Output Enable 0 = Disable (Hi-Z), 1 = Enable |

## Byte 1: Control Register 1

| Bit | @Pup | Name | Description |
| :---: | :---: | :--- | :--- |
| 7 | 1 | $100 \mathrm{M} \_$D_Drive Strength | Choose 100M[A;D] RSET Multiplier <br> $0-2 X, 1-6 X$ |
| 6 | 0 | Reserved | Reserved, Set $=0$ |
| 5 | 0 | Reserved | Reserved, Set $=0$ |
| 4 | 0 | Reserved | Reserved, Set $=0$ |
| 3 | 0 | Reserved | Reserved, Set $=0$ |

Byte 1: Control Register 1 (continued)


Byte 2: Control Register 2

| Bit | @Pup | Name |  |
| :---: | :---: | :--- | :--- |
| 7 | 0 | Reserved | Reserved |
| 6 | 0 | Reserved | Reserved |
| 5 | 0 | Reserved | Reserved |
| 4 | 0 | Reserved | Reserved |
| 3 | 0 | Reserved | Reserved |
| 2 | 0 | Reserved | Reserved |
| 1 | 0 | Reserved | Reserved |
| 0 | 0 | Reserved | Reserved |

Byte 3: Control Register 3

| Bit | @Pup | Name |  |
| :---: | :---: | :--- | :--- |
| 7 | 0 | Reserved | Rescription |
| 6 | 0 | Reserved | Reserved |
| 5 | 0 | Reserved | Reserved |
| 4 | 0 | Reserved | Reserved |
| 3 | 0 | Reserved | Reserved |
| 2 | 0 | Reserved | Reserved |
| 1 | 0 | Reserved | Reserved |
| 0 | 0 | Reserved | Reserved |

Byte 4: Control Register 4

| Bit | @Pup | Name |  |
| :---: | :---: | :--- | :--- |
| 7 | 1 | Reserved | Reserved |
| 6 | 1 | Reserved | Reserved |
| 5 | 1 | Reserved | Reserved |
| 4 | 1 | Reserved | Reserved |
| 3 | 1 | Reserved | Reserved |
| 2 | 1 | VCO Frequency Control | Must set this bit to 0 after power up to ensure proper operation of the device |
| 1 | 0 | Reserved | Reserved |
| 0 | 0 | Reserved | Reserved |

Byte 5: Control Register 5

| Bit | @Pup | Name |  |
| :---: | :---: | :--- | :--- |
| 7 | 0 | Reserved | Reserved |
| 6 | 0 | Reserved | Reserved |
| 5 | 0 | Reserved | Reserved |
| 4 | 0 | Reserved | Reserved |
| 3 | 0 | Reserved | Reserved |
| 2 | 0 | Reserved | Reserved |
| 1 | 0 | Reserved | Reserved |
| 0 | 0 | Reserved | Reserved |

Byte 6: Vendor ID Register

| Bit | @Pup | Name |  |
| :---: | :---: | :--- | :--- |
| 7 | 0 | Read Only | Revcription |
| 6 | 0 | Read Only | Revision Code Bit 2 |
| 5 | 0 | Read Only | Revision Code Bit 1 |
| 4 | 0 | Read Only | Revision Code Bit 0 |
| 3 | 1 | Read Only | Vendor ID Bit 3 |
| 2 | 0 | Read Only | Vendor ID Bit 2 |
| 1 | 0 | Read Only | Vendor ID Bit 1 |
| 0 | 0 | Read Only | Vendor ID Bit 0 |

## Crystal Recommendations

The CY28517 requires a Parallel Resonance Crystal. Substituting a series resonance crystal causes the CY28517 to operate at the wrong frequency and violate the ppm specification. For most applications there is a 300 ppm frequency shift between series and parallel crystals due to incorrect loading.

Table 5. Crystal Recommendations

| Frequency <br> (Fund) | Cut | Load Cap | Eff Series <br> Rest | Drive <br> (Max) | Tolerance <br> (Max) | Stability <br> (Max) | Aging <br> (Max) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 27.00 MHz | Parallel | 18 pF | 30 Ohm | $50 \mu \mathrm{~W}$ | 30 ppm | 10 ppm | $5 \mathrm{ppm} / \mathrm{Yr}$ |

## Crystal Loading

Crystal loading plays a critical role in achieving low ppm performance. To realize low ppm performance, the total capacitance of the crystal must be considered to calculate the appropriate capacitive loading (CL).

Figure 2 on page 7 shows a typical crystal configuration using the two trim capacitors. An important clarification for the following discussion is that the trim capacitors are in series with the crystal not parallel. It's a common misconception that load capacitors are in parallel with the crystal and must be approximately equal to the load capacitance of the crystal. This is not true.

## Calculating Load Capacitors

In addition to the standard external trim capacitors, trace capacitance and pin capacitance must also be considered to correctly calculate crystal loading.
As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This means the total capacitance on each side of the crystal must be twice the specified crystal load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1,Ce2) must be calculated to provide equal capacitive loading on both sides.

Figure 2. Crystal Loading Example


Use the following formulas to calculate the trim capacitor values for Ce 1 and Ce 2 .

$$
\begin{aligned}
& \text { Load Capacitance (each side) } \\
& \qquad C e=2 \text { * } C L-(C s+C i)
\end{aligned}
$$

## Total Capacitance (as seen by the crystal)

$$
C L e=\frac{1}{\left(\frac{1}{C e 1+C s 1+C i 1}+\frac{1}{C e 2+C s 2+C i 2}\right)}
$$

CL $\qquad$ Crystal load capacitance
CLe $\qquad$ .Actual loading seen by crystal using standard value trim capacitors
Ce $\qquad$ External trim capacitors
Cs $\qquad$ Stray capacitance (terraced)

Ci $\qquad$ Internal capacitance

## Output Enable

The Output Enable (OE_100_25) signal is active HIGH input used for clean stopping and starting the selected 100M and 25M outputs. To recognize as a valid assertion or deassertion, the signal is a debounced signal in that its state must remain unchanged during two consecutive rising edges of 25 MHz .
The assertion and deassertion of this signal is absolutely asynchronous.

## Output Enable Deassertion

Upon deasserting the Output Enable pin (OE_100_25) all $100 \mathrm{M} / 25 \mathrm{M}$ outputs are stopped after their next transition. The final state of all stopped 100M/25M signals is LOW.

## Output Enable Assertion

All $100 \mathrm{MHz} / 25 \mathrm{MHz}$ outputs that were stopped resumes normal operation in a glitch free manner. The maximum latency from the assertion to active outputs is between 2-6 clock periods of $100 \mathrm{MHz} / 25 \mathrm{MHz}$ with all $100 \mathrm{M} / 25 \mathrm{M}$ outputs resuming simultaneously.
Table 6. Output Enable Table

| Output Enable | 27M | 48M | 25M[A:B] | 100MT/C[A:D] |
| :---: | :---: | :---: | :---: | :---: |
| 0 | On | On | Low | Hi-Z |
| 1 | On | On | On | On |

## Absolute Maximum Conditions

| Parameter | Description | Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage |  | -0.5 | 4.6 | V |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage | Relative to $\mathrm{V}_{\text {SS }}$ | -0.5 | $\mathrm{V}_{\mathrm{DD}}+0.5$ | VDC |
| $\mathrm{T}_{\mathrm{S}}$ | Temperature, Storage | Non-functional | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Temperature, Operating Ambient | Functional | 5 | 65 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Temperature, Junction | Functional | - | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOL }}$ | Pb free Soldering Process Temperature |  | - | 260 | ${ }^{\circ} \mathrm{C}$ |
| ESD ${ }_{\text {HBM }}$ | ESD Protection (Human Body Model) | MIL-STD-883, Method 3015 | 2000 | - | V |
| UL-94 | Flammability Rating | At 1/8 in. |  | V-0 |  |
| MSL | Moisture Sensitivity Level |  |  | 1 |  |
| Multiple Supplies: The voltage on any input or IO pin cannot exceed the power pin during power up. Power supply sequencing is NOT required. |  |  |  |  |  |

## DC Electrical Specifications

| Parameter | Description | Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | 3.3V Operating Voltage |  | 3.0 | 3.6 | V |
| VILI2C | Input Low Voltage | SDATA, SCLK | - | 1.0 | V |
| $\mathrm{V}_{\text {IHI2C }}$ | Input High Voltage | SDATA, SCLK | 2.2 | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.3 | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 | 3.6 | V |
| $\mathrm{I}_{\text {IL }}$ | Input Low Leakage Current | Except internal pull up resistors, $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{DD}}$ | -5 |  | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {I }}$ | Input High Leakage Current | Except internal pull down resistors, $0<\mathrm{V}_{\text {IN }}<\mathrm{V}_{\mathrm{DD}}$ |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.4 | - | V |
| $\mathrm{I}_{\mathrm{Oz}}$ | High impedance Output Current |  | -10 | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Pin Capacitance |  | 2 | 5 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Pin Capacitance |  | 3 | 6 | pF |
| $\mathrm{L}_{\text {IN }}$ | Pin Inductance |  | - | 7 | nH |
| $\mathrm{V}_{\text {XIH }}$ | Xin High Voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {XIL }}$ | Xin Low Voltage |  | 0 | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Ind3.3V | Dynamic Supply Current | At max load and freq per Figure 4 | - | 225 | mA |
| IPD3.3V | Power down Supply Current | Outputs disabled and no power applied to VDD25 and VDD100 | - | 60 | mA |

AC Electrical Specifications

| Parameter | Description | Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 27M Output Characteristics |  |  |  |  |  |  |
| $\mathrm{F}_{\text {CLOCK }}$ | Clock Frequency |  |  | 27 |  | MHz |
| $\mathrm{T}_{\mathrm{DC}}$ | XIN Duty Cycle | The device operates reliably with input duty cycles up to 30/70 but the REF clock duty cycle is not within specification | 45 | - | 55 | \% |
| TPERIOD | XIN Period | When XIN is driven from an external clock source | 37.0259 | - | 37.0481 | ns |
| $\mathrm{T}_{\mathrm{R}} / \mathrm{T}_{\mathrm{F}}$ | XIN Rise and Fall Times | Measured between 20\% and 80\% of $\mathrm{V}_{\mathrm{OD}}$ | 1 | - | 3 | ns |
| $\mathrm{T}_{\text {CCJ }}$ | XIN Cycle to Cycle Jitter | Measured at 1.5 V | -200 | - | 200 | ps |
| L LTJ | Long term Jitter (peak-peak) | Measured at 1.5 V with $10 \mu$ s delay | -250 | - | 250 | ps |
| T ${ }_{\text {LOCK }}$ | Clock Stabilization from Power up |  | - | - | 2 | ms |
| $\mathrm{V}_{\mathrm{OH}}$ | Voltage High | Math average | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Voltage Low | Math average | - | - | 0.4 | V |
| 100M Output Characteristics |  |  |  |  |  |  |
| $\mathrm{F}_{\text {CLOCK }}$ | Clock frequency |  | - | - | 100 | MHz |
| TPERIOD | Clock period | Without spread and without jitter | 10.000 | - | - | ns |
|  |  | Including +0.0, $-0.5 \%$ spread and jitter | 9.915 | 10.025 | 10.136 | ns |
| TJCC | Cycle to Cycle jitter | Peak value. Measured at crossing point with spread turned off | -85 | - | 85 | ps |
| TJLT | Long Term Jitter (p-p) | Measured at crossing point with $10 \mu$ s delay and spread turned off | -300 | - | 300 | ps |
| $\mathrm{SP}_{\text {range }}$ | Spread range |  | -0.5 | - | 0.0 | \% |
| $\mathrm{SP}_{\text {rate }}$ | Spread rate |  | - | 32 |  | KHz |
| $\mathrm{SP}_{\text {profile }}$ | Spread profile |  | - | Triangular |  |  |

## AC Electrical Specifications (continued)

| Parameter | Description | Condition | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{DC}}$ | Duty Cycle | Measured at crossing point of the differential signal | 45 | - | 55 | \% |
| $\mathrm{T}_{\mathrm{R}} / \mathrm{T}_{\mathrm{F}}$ | Rise and Fall Times | Measured between 20\% and 80\% of the $\mathrm{V}_{\mathrm{OD}}$ | 175 | - | 700 | ps |
| $\mathrm{T}_{\text {RFM }}$ | Rise/Fall Matching ${ }^{[1]}$ | Determined as a fraction of $2 *\left(T_{R}-T_{F}\right) /$ $\left(T_{R}+T_{F}\right)$ | - | - | 20 | \% |
| $\mathrm{V}_{\text {OX }}$ | Crossing Point Voltage at 0.7V Swing |  | 250 | - | 550 | mV |
| $\Delta \mathrm{V}_{\text {OX }}$ | Total Variation of $\mathrm{V}_{\mathrm{Ox}}$ over all edges |  | - | - | 140 | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Voltage High ${ }^{[1]}$ | Math average | 600 | 710 | 850 | mv |
| $\mathrm{V}_{\mathrm{OL}}$ | Voltage Low ${ }^{[1]}$ | Math average | -200 | 0.00 | 50 | mv |
| T SKEW | Output Skew | Measured at crossing point $\mathrm{V}_{\mathrm{OX}}$ | - | - | 250 | ps |
| T ${ }_{\text {LOCK }}$ | Clock stabilization from power up |  | - | - | 2 | ms |
| BWattn | Closed loop BW attenuation | Measured at 500 KHz relative to corner frequency | -20 | - | - | dB |

25M Output Characteristics

| $\mathrm{F}_{\mathrm{CLOCK}}$ | Clock frequency |  | - | 25 |  | MHz |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{CCJ}}$ | Cycle to Cycle jitter | Peak value | -200 | - | 200 | ps |
| $\mathrm{T}_{\mathrm{JLT}}$ | Long Term Jitter (p-p) | Measured at 1.5V with 10 $\mu$ s delay | -400 | - | 400 | ps |
| $\mathrm{T}_{\mathrm{DC}}$ | Duty Cycle | Measured at 1.5V | 45 | - | 55 | $\%$ |
| $\mathrm{~T}_{\mathrm{R}} / \mathrm{T}_{\mathrm{F}}$ | Rise and Fall Times | Measured between 20\% and 80\% of the $\mathrm{V}_{\mathrm{OD}}$ <br> with 15 pF lumped capacitive load | 1 | - | 3 | ns |
| $\mathrm{~T}_{\mathrm{LOCK}}$ | Clock stabilization from power up |  | - | - | 2 | ms |
| $\mathrm{~V}_{\mathrm{OH}}$ | Voltage High | Math average | Math average | 2.4 | - | - |
| $\mathrm{V}_{\mathrm{OL}}$ | Voltage Low | - | - | 0.4 | V |  |

48M Output Characteristics

| $\mathrm{F}_{\mathrm{CLOCK}}$ | Clock frequency |  | - | 48 |  | MHz |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{CCJ}}$ | Cycle to Cycle jitter | Peak value | -200 | - | 200 | ps |
| $\mathrm{T}_{\mathrm{JLT}}$ | Long Term Jitter (p-p) | Measured at 1.5V with $10 \mu$ s delay | -400 | - | 400 | ps |
| $\mathrm{T}_{\mathrm{DC}}$ | Duty Cycle | Measured at 1.5V | 45 | - | 55 | $\%$ |
| $\mathrm{~T}_{\mathrm{R}} / \mathrm{T}_{\mathrm{F}}$ | Rise and Fall Times | Measured between 20\% and 80\% of the $\mathrm{V}_{\mathrm{OD}}$ <br> with 15 pF lumped capacitive load | 0.7 | - | 2 | ns |
| $\mathrm{~T}_{\mathrm{LOCK}}$ | Clock stabilization from power up |  | - | - | 2 | ms |
| $\mathrm{~V}_{\mathrm{OH}}$ | Voltage High | Math average | Math average | 2.4 | - | - |
| $\mathrm{V}_{\mathrm{OL}}$ | Voltage Low | - | - | 0.4 | V |  |

Note

1. Measured at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%$

## Test and Measurement Set up

## For Single ended Signals

The following diagram shows the test load configurations for the single ended output signals.
Figure 3. Single-ended Load Configuration


## For Differential 100 MHz Output Signals

The following diagram shows the test load configuration for the differential CPU and SRC outputs. Trace length is 5 in. Max
Figure 4. 0.7V Single-ended Load Configuration


Figure 5. Single-ended Output Signals (for AC Parameters Measurement)


Figure 6. Differential Output Signals (for AC Parameters Measurement)


## Ordering Information

| Part Number | Package Type | Product Flow |
| :--- | :--- | :--- |
| Pb free | 28 pin TSSOP | Commercial, $5^{\circ}$ to $65^{\circ} \mathrm{C}$ |
| CY28517ZXC | 28 pin TSSOP - Tape and Reel | Commercial, $5^{\circ}$ to $65^{\circ} \mathrm{C}$ |
| CY28517ZXCT |  |  |

## Package Drawing and Dimensions

Figure 7. 28-Lead Thin Shrunk Small Outline Package (4.40-mm Body) Z28.173


DIMENSIONS IN MM[INCHES] MIN. MAX.

REFERENCE JEDEC MO-153
PACKAGE WEIGHT 0.16 gms

| PART \# |  |
| :--- | :--- |
| Z28.173 | STANDARD PKG. |
| ZZ28.173 | LEAD FREE PKG. |



## Document History Page

| Document Title: CY28517 PCI Express Clock Generator <br> Document Number: 001-42225 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- | :--- |
| REV. | ECN NO. | Issue Date | Orig. of <br> Change | Description of Change |  |
| $* *$ | 1664043 | See ECN | WWZ/AESA | New Data Sheet |  |
| *A | 1698623 | See ECN | AESA | Updated Copyright |  |

© Cypress Semiconductor Corporation, 2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,
 integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement

